Placement driven retiming with a coupled edge timing model

  • Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear, whether the predicted performance improvement will still be valid after placement has been performed. This paper presents a new retiming algorithm using a highly accurate timing model taking into account the effect of retiming on capacitive loads of single wires as well as fanout systems. We propose the integration of retiming into a timing-driven standard cell placement environment based on simulated annealing. Retiming is used as an optimization technique throughout the whole placement process. The experimental results show the benefit of the proposed approach. In comparison with the conventional design flow based on standard FEAS our approach achieved an improvement in cycle time of up to 34% and 17% on the average.

Download full text files

Export metadata

Additional Services

Share in Twitter Search Google Scholar
Metadaten
Author:Ingmar Neumann, Wolfgang Kunz
URN:urn:nbn:de:hebis:30-25264
Parent Title (German):Proceedings of the 2001 IEEE/ACM international conference on computer-aided design, (ICCAD) Nov. 2001, San Jose CA, USA
Document Type:Conference Proceeding
Language:English
Date of Publication (online):2006/03/21
Year of first Publication:2001
Publishing Institution:Universitätsbibliothek Johann Christian Senckenberg
Release Date:2006/03/21
First Page:95
Last Page:102
Source:Proceedings of the 2001 IEEE/ACM international conference on computer-aided design, (ICCAD) Nov. 2001, San Jose CA, USA, pp. 95-102 ; ©2001 IEEE ; ISBN: 0-7803-7249-2
HeBIS-PPN:226191710
Institutes:Informatik und Mathematik / Informatik
Dewey Decimal Classification:0 Informatik, Informationswissenschaft, allgemeine Werke / 00 Informatik, Wissen, Systeme / 004 Datenverarbeitung; Informatik
Licence (German):License LogoDeutsches Urheberrecht