The thesis presents the complete design process of a reliable architecture, which distributes tasks within a mixed-signal multi-core System-on-Chip highly dependable, decentralized and self-reliant. The design process ends with the fabrication of a prototypical chip.
