FPGA fault tolerance in radiation environments

  • The constantly increasing memory density and performance of recent Field Programmable Gate Arrays (FPGA) has boosted a usage in many technical applications such as particle accelerators, automotive industry as well as defense and space. Some of these fields of interest are characterized by the presence of ionizing radiation as caused by natural decay or artificial excitation processes. Unfortunately, this type of radiation affects various digital circuits, including transistors forming Static Random Access Memory (SRAM) storage cells that constitute the technology node for high performance FPGAs. Various digital misbehavior in temporal or permanent manner as well as physical destruction of transistors are the consequence. Therefore, the mitigation of such effects becomes an essential design rule when using SRAM FPGAs in ionizing radiation environments. Tolerance against soft errors can be handled across various layers of modern FPGA design, starting with the most basic silicon manufacturing process, towards configuration, firmware, and system design, until finally ending up with application and software engineering. But only a highly optimized, joint concept of system-wide fault tolerance provides sufficient resilience against ionizing radiation effects without losing too much valuable device resources to the safety approach. This concept is introduced, analyzed, improved and validated in the present work. It includes, but is not limited to, static configuration scrubbing, various firmware redundancy approaches, dynamic memory conservation as well as state machine protection. Guidelines are given to improve manual design practices concerning fault tolerance and tools are shown to reduce necessary efforts. Finally, the SysCore development platform has been maintained to support the recommended design methods and act as Device Under Test (DUT) for all particle irradiation experiments that prove the efficiency of the proposed concept of system-wide fault tolerance for SRAM FPGAs in ionizing radiation environments.

Volltext Dateien herunterladen

Metadaten exportieren

Weitere Dienste

Teilen auf Twitter Suche bei Google Scholar
Metadaten
Verfasserangaben:Jáno Gebelein
URN:urn:nbn:de:hebis:30:3-424051
Verlagsort:Frankfurt am Main
Gutachter*in:Udo KebschullGND, Lars HedrichGND
Betreuer:Udo Kebschull
Dokumentart:Dissertation
Sprache:Englisch
Datum der Veröffentlichung (online):01.12.2016
Jahr der Erstveröffentlichung:2016
Veröffentlichende Institution:Universitätsbibliothek Johann Christian Senckenberg
Titel verleihende Institution:Johann Wolfgang Goethe-Universität
Datum der Abschlussprüfung:22.11.2016
Datum der Freischaltung:01.12.2016
Freies Schlagwort / Tag:Error Mitigation; FPGA; Fault Tolerance; Ionizing Radiation; Single Event Effects
Seitenzahl:319
HeBIS-PPN:396533078
Institute:Informatik und Mathematik / Informatik
DDC-Klassifikation:0 Informatik, Informationswissenschaft, allgemeine Werke / 00 Informatik, Wissen, Systeme / 004 Datenverarbeitung; Informatik
Sammlungen:Universitätspublikationen
Lizenz (Deutsch):License LogoDeutsches Urheberrecht